

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/965,521	09/27/2001	Roch Georges Archambault	CA9-2000-0027	3302	
877	7590 06/13/2005		EXAM	EXAMINER	
IBM CORPORATION, T.J. WATSON RESEARCH CENTER P.O. BOX 218 YORKTOWN HEIGHTS, NY 10598			RAMPURIA, SATISH		
			ART UNIT	PAPER NUMBER	
	,	,	2191		
•			DATE MAILED: 06/13/2003	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

· · · · · ·		Application No.	Applicant(s)			
Office Action Summary		09/965,521	ARCHAMBAULT, ROCH			
			GEORGES			
		Examiner	Art Unit			
	The MAILING DATE of this communica	Satish S. Rampuria	2191			
Period fo		ition appears on the cover sneet wi	un the correspondence address			
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICANSIONS of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this communication of the period for reply specified above is less than thirty (30) of period for reply is specified above, the maximum statution to reply within the set or extended period for reply will reply received by the Office later than three months after ed patent term adjustment. See 37 CFR 1.704(b).	ATION. 37 CFR 1.136(a). In no event, however, may a rication. lays, a reply within the statutory minimum of thir ory period will apply and will expire SIX (6) MON, by statute, cause the application to become AE	reply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed	on <i>18 January 20<u>0</u>5</i> .				
	·	· · · · · · · · · · · · · · · · · · ·				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) 1-18 is/are pending in the app 4a) Of the above claim(s) is/are Claim(s) is/are allowed. Claim(s) 1-18 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction	withdrawn from consideration.				
Applicat	ion Papers					
9)[The specification is objected to by the E	Examiner.				
10))) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.					
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
11)	Replacement drawing sheet(s) including the The oath or declaration is objected to be	·				
Priority (under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for All b) Some * c) None of: 1. Certified copies of the priority do 3. Copies of the certified copies of application from the International See the attached detailed Office action for	ocuments have been received. Ocuments have been received in A the priority documents have been Il Bureau (PCT Rule 17.2(a)).	application No received in this National Stage			
	ot(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTC)-948) Paper No(Summary (PTO-413) s)/Mail Date			
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 5) Notice of Informal Patent Application (PTO-152) 6) Other:						

He

Art Unit: 2191

Response to Amendment

Page 2

1. This action is in response to the amendment received on 01/18/2005.

2. The objection to claims 1, 3, 4, 10, 12, and 14 is withdrawn in view of applicant's

amendment.

3. New Claims added by the applicant: 15-18.

4. Claims amended by the applicant: 1-5, 7-12, and 14 have been amended for grammatical

corrections.

5. Claims pending in the application: 1-18.

Claim Rejections - 35 USC § 112

6. The following is a quotation of the **second paragraph** of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

7. Claims 15-18 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for

failing to particularly point out and distinctly claim the subject matter which applicant regards as

the invention.

Clarification and/or correction are required.

Regarding, claim 15, page 9, the limitation, "other than those variables" is unclear as to what

other variables are determined.

Claim 16, has the similar limitation to those in claim 11 with respect to "those variables",

recited on page 9.

Claim 17, has the similar limitation to those in claim 11 with respect to "other than those

variables", recited on page 9.

Claim 18, has the similar limitation to those in claim 11 with respect to "those variables", recited on page 9.

The rejection of the base claim is necessarily incorporated into the dependent claims.

Claim Rejections - 35 USC § 103

- 8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 9. Claim 1-7, 9, and 11-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 6,182,284 to Sreedhar et al., hereinafter called Sreedhar, in view of US Pub. No. 2002/0166115 to Sastry hereinafter called Sastry.

Per claims 1, 2, and 5:

Sreedhar disclose:

- A method for determining the correctness of a potential interprocedural dead store optimization for an optimizing compiler (col. 1, lines 13-15 "a method and system for translating optimized, intermediate-level, static-single-assignment-form computer code... instructions into optimized, intermediate-level computer code"), the optimizing compiler generating an intermediate representation of code to be compiled comprising including a call graph (col. 4, lines 5-9 "control-flow-graph representation of SSA-form code, interference-graph representation of variable interferences in SSA-form code"), the method comprising a top-down top-down traversal of the call graph, and,

comprising, for each procedure definition reached in the call graph traversal, the following steps further comprising:

- determining a live on exit set of variables for the reached procedure definition (col. 9 lines 39-42 "LiveOut set is the set of variables, or registers, that are live at the exit of a basic block. A variable is "live"... a path to the exit of the program... value... used before it is redefined");
- <u>determining</u> a live on exit set of variables for each procedure call point within the reached procedure definition (col. 9, lines 39-40 "LiveOut set is the set of variables, or registers, that are live at the exit of a basic block");
- using the determined live on exit set of variables for the reached procedure definition to determine the variables (col. 9, lines 39-40 "LiveOut set is the set of variables, or registers, that are live at the exit of a basic block") that are ineligible for interprocedural dead store elimination in the reached procedure definition (col. 9, lines 42-46 "A variable is "dead" at that point if there is no such path... a variable is live at the exit of a basic block if it is live at the entry to any of the basic block's successor basic blocks in the control flow graph").

However, Sastry discloses in an analogous computer system storing the determined live on exit set of variables for each procedure call point in an entry in a live on exit structure (page 7, paragraph 106 "store instruction in the web that are live outside the interval, stores are inserted in the tail block of each exit edge of the interval").

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the method of storing the live on exit set of variables as taught by Sastry into the method of optimization of a compiler as taught by Sreedhar. The modification would be obvious because of one of ordinary skill in the art would be motivated to store the live on exit set of variables to ensure the value in the virtual register and in value in the memory are consistent before entering and after exiting during optimization as suggested by Sastry (page 1, paragraph 6 and 10).

Per claims 3 and 4:

The rejection of claim 2 is incorporated, and further, Sreedhar disclose:

- determining a basic block live set for each block of computer code in a control flow graph for the reached procedure definition (col. 8, lines 66 to col. 9, lines 1-2 "The basic control flow graph, shown in FIG. 1... lists of variables, or registers, that are live at the beginning and the end of each basic block"), the basic block live set comprising the variables used in the block of computer code and the variables used in any procedure called within the block of computer code (col. 9, lines 39-40 "LiveOut set is the set of variables, or registers, that are live at the exit of a basic block"), and
- determining the live on exit set of variables for each procedure call by taking the union of the basic block live sets for all successor blocks to the block in the control flow graph containing the procedure call point (col. 9, lines 44-46 "a variable is live at the exit of a basic block if it is live at the entry to any of the basic block's successor basic blocks in the control flow graph") and adjusting the union to include uses of variables in the code

between the call point for the procedure and the end of the block containing the call point (col. 9, lines 18-22 "sets of variables called "USE(i)" for each basic block i are generated... set "USE(i)" for basic block i contains variables, or registers, that are used before they are defined").

Per claim 6:

The rejection of claim 3 is incorporated, and further, Sreedhar disclose:

- which the variables used in a procedure called within a block of computer code are determined by accessing the mod/use set for the procedure associated with the procedure definition node in the call graph (col. 8, lines 49-55 "The nodes in the control flow graph of FIG. 1 correspond to basic blocks... edges linking the nodes... represent possible transfer of execution control by the last instruction of one basic block to the first instruction of another basic block")

Per claim 7:

The rejection of claim 1 is incorporated, and further, Sreedhar disclose:

- which using the live on exit set of variables for the reached procedure definition to determine the variables (col. 9, lines 39-40 "LiveOut set is the set of variables, or registers, that are live at the exit of a basic block") that are ineligible for interprocedural dead store elimination in the reached procedure definition (col. 9, lines 42-46 "A variable is "dead" at that point if there is no such path... a variable is live at the exit of a basic block if it is live at the entry to any of the basic block's successor basic blocks in

the control flow graph") comprises generating pseudo uses of the members of the live on exit set of variables for the reached procedure definition in the data flow graph for the reached procedure definition (col. 4, lines 17-20 "the redundant copy elimination problem with an example and provides a pseudo-code implementation of a method for identifying redundant copies")

Per claim 9:

The rejection of claim 2 is incorporated, and further, Sreedhar disclose:

- using the live on exit set of variables for the reached procedure definition to determine whether the reached procedure definition may be cloned by the optimizing compiler (col. 2, lines 63-67 to col. 3, lines 1-2 "Redundant copy instructions can be removed from the SSA-form intermediate-level code by considering the interference graph and by comparing the members of the phi congruence classes associated with the variables used in the copy instructions").

Claim 11 is the computer program product claim corresponding to method claim 1 and rejected under the same rational set forth in connection with the rejection of claim 1 above.

Claims 12 and 13 are the system claim corresponding to method claim 1 and rejected under the same rational set forth in connection with the rejection of claim 1 above.

Claim 14 is the process claim corresponding to method claim 1 and rejected under the same rational set forth in connection with the rejection of claim 1 above.

Art Unit: 2191

Per claim 15:

The rejection of claim 1 is incorporated, and further, Sreedhar disclose:

- determining variables, other than those variables determined to be ineligible for

interprocedural dead store elimination, to be eligible for interprocedural dead store

elimination (col. 9, lines 42-46 "A variable is "dead" at that point if there is no such

path... a variable is live at the exit of a basic block if it is live at the entry to any of the

basic block's successor basic blocks in the control flow graph").

Per claim 16:

The rejection of claim 15 is incorporated, and further, Sreedhar disclose:

- eliminating those variables determined to be eligible for interprocedural dead store

elimination definition (col. 9, lines 42-46 "A variable is "dead" at that point if there is no

such path... a variable is live at the exit of a basic block if it is live at the entry to any of

the basic block's successor basic blocks in the control flow graph").

10. Claims 8, 10, 17, and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over

Sreedhar, Sastry in view of US Patent No. 5,175,856 to Van Dyke et al., hereinafter called Van

Dyke.

Per claim 8:

The rejection of claim 1 is incorporated, and further, neither Sreedhar nor Sastry disclose the live

on exit set data structure comprises bit vector entries and is indexed by call graph edges.

Page 8

However, Van Dyke discloses in an analogous computer system the live on exit data structure comprises bit vector entries and is indexed by call graph edges (col. 17, lines 24-27 "The symbol node 110 points to an array of bit vectors 150, each bit vector containing one entry for each block node 106 in the program. This array is indexed by the depth-first numbering of the block nodes 106").

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the method of having an index in an array in a block nodes as taught by Van Dyke into the method of optimization of a compiler as taught in the combination system by Sreedhar and Sastry. The modification would be obvious because of one of ordinary skill in the art would be motivated to use bit vector entries and index by call graph to provide efficient method of optimization as suggested by Van Dyke (col. 4, lines 9-27).

Per claim 10:

Sreedhar disclose:

- A method for determining the correctness of a potential interprocedural dead store optimization for an optimizing compiler (col. 1, lines 13-15 "a method and system for translating optimized, intermediate-level, static-single-assignment-form computer code... instructions into optimized, intermediate-level computer code"), the optimizing compiler generating an intermediate representation of code to be compiled inluding a call graph (col. 4, lines 5-9 "control-flow-graph representation of SSA-form code, interference-graph representation of variable interferences in SSA-form code"), the

method comprising a top-down traversal of the call graph, and for each procedure definition reached in the call graph traversal, further comprising:

- <u>determining</u> a live on exit set of variables for each procedure call point within the reached procedure definition by (col. 9 lines 39-42 "LiveOut set is the set of variables, or registers, that are live at the exit of a basic block. A variable is "live"... a path to the exit of the program... value... used before it is redefined");
- determining a basic block live set for each block of computer code in a control flow graph for the reached procedure definition (col. 8, lines 66 to col. 9, lines 1-2 "The basic control flow graph, shown in FIG. 1... lists of variables, or registers, that are live at the beginning and the end of each basic block"), the basic block live set comprising the variables used in the block of computer code and the variables used in any procedure called within the block of computer code (col. 9, lines 39-40 "LiveOut set is the set of variables, or registers, that are live at the exit of a basic block"), and
- determining the live on exit set of variables for each procedure call point by taking the union of the basic block live sets for all successor blocks to the block in the control flow graph containing the procedure call point (col. 9, lines 44-46 "a variable is live at the exit of a basic block if it is live at the entry to any of the basic block's successor basic blocks in the control flow graph") and adjusting the union to include uses of variables in the code between the call point for the procedure and the end of the block containing the call point (col. 9, lines 18-22 "sets of variables called "USE(i)" for each basic block i are generated... set "USE(i)" for basic block i contains variables, or registers, that are used before they are defined");

Art Unit: 2191

graph").

- <u>determining</u> a live on exit set of variables for the reached procedure definition (col. 9, lines 39-40 "LiveOut set is the set of variables, or registers, that are live at the exit of a basic block") by taking the union of all stored entries in the live on exit data structure

corresponding to call points for the reached procedure (col. 9 lines 39-42 "LiveOut set is

Page 11

the set of variables, or registers, that are live at the exit of a basic block. A variable is

"live"... a path to the exit of the program... value... used before it is redefined");

reached procedure (col. 2, lines 65-66 "Redundant copy instructions can be removed

from the SSA-form intermediate-level code"); and

- using the live on exit set of variables for the reached procedure definition to determine variables (col. 9, lines 39-40 "LiveOut set is the set of variables, or registers, that are live at the exit of a basic block") that are ineligible for interprocedural dead store elimination in the reached procedure definition (col. 9, lines 42-46 "A variable is "dead" at that point if there is no such path... a variable is live at the exit of a basic block if it is live at the entry to any of the basic block's successor basic blocks in the control flow

Sreedhar does not explicitly disclose storing the <u>determining</u> live on exit set of variables for each procedure call point in a live on exit data structure.

However, Sastry discloses in an analogous computer system storing the <u>determining</u> live on exit set of variables for each procedure call point in a live on exit data structure (page 7,

paragraph 106 "store instruction in the web that are live outside the interval, stores are inserted in the tail block of each exit edge of the interval").

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the method of storing the live on exit set of variables as taught by Sastry into the method of optimization of a compiler as taught by Sreedhar. The modification would be obvious because of one of ordinary skill in the art would be motivated to store the live on exit set of variables to ensure the value in the virtual register and in value in the memory are consistent before entering and after exiting during optimization as suggested by Sastry (page 1, paragraph 6 and 10).

Neither Sreedhar nor Sastry disclose a bit vector indexed by a call graph edge.

However, Van Dyke discloses in an analogous computer system a bit vector entries and is indexed by call graph edges (col. 17, lines 24-27 "The symbol node 110 points to an array of bit vectors 150, each bit vector containing one entry for each block node 106 in the program. This array is indexed by the depth-first numbering of the block nodes 106").

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the method of having an index in an array in a block nodes as taught by Van Dyke into the method of optimization of a compiler as taught in the combination system by Sreedhar and Sastry. The modification would be obvious because of one of ordinary skill in the art would be motivated to use bit vector entries and index by call graph to provide efficient method of optimization as suggested by Van Dyke (col. 4, lines 9-27).

Art Unit: 2191

Per claim 17:

The rejection of claim 10 is incorporated, and further, Sreedhar disclose:

- determining variables, other than those variables determined to be ineligible for interprocedural dead store elimination, to be eligible for interprocedural dead store elimination (col. 9, lines 42-46 "A variable is "dead" at that point if there is no such

Page 13

path... a variable is live at the exit of a basic block if it is live at the entry to any of the

basic block's successor basic blocks in the control flow graph").

Per claim 18:

The rejection of claim 17 is incorporated, and further, Sreedhar disclose:

- eliminating those variables determined to be eligible for interprocedural dead store

elimination definition (col. 9, lines 42-46 "A variable is "dead" at that point if there is no

such path... a variable is live at the exit of a basic block if it is live at the entry to any of

the basic block's successor basic blocks in the control flow graph").

Response to Arguments

11. Applicant's arguments with respect to claims have been considered but they are not

persuasive.

In the remarks, the applicant has argued that:

(i) Sreedhar is not concerned with determining variables that are ineligible for

interpocedural dead store elimination, as claimed in claim 1, 10, 12, and 14. Neither

Sastry nor Van Dyke fills the void of Sreedhar.

Examiner's response:

(i) Regarding the limitation determining variables that are ineligible for interpocedural dead store elimination, Sreedhar system does provide method to determine if the variable is dead (see the rejection above), further, Sreedhar also analyzes the detected interference variables used in a class together with interference graph (col. 2, lines 49-67). Therefore, the rejection is proper and maintained herein.

For the argument regarding the references, neither Sastry nor Van Dyke fills the void of Sreedhar, Applicant's arguments fail to comply with 37 CFR 1.111(b) because they amount to a general allegation that the claims define a patentable invention without specifically pointing out how the language of the claims patentably distinguishes them from the references. Therefore, the rejection is proper and maintained herein.

Conclusion

12. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Satish S. Rampuria whose telephone number is (571) 272-3732. The examiner can normally be reached on 8:30 am to 5:00 pm Monday to Friday except every other Friday and federal holidays. Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 Group receptionist: 571-272-2100

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, **Tuan Q. Dam** can be reached on (571) 272-3695. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Satish S. Rampuria Patent Examiner Art Unit 2191 06/13/2005

ANIL KHATRI
PRIMARY EXAMINER

//nuti